By Topic

The implementation of a new 3-D parallel filtering algorithm on the SHARC ADSP21060 platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

We present the implementation of a new parallel fast filtering algorithm for three-dimensional (3-D) applications on the SHARC DSP platform. The proposed 3-D algorithm eliminates the overhead associated with the overlapping segments in the block-filtering method, and the boundary conditions in parallel filtering implementation, as both the 3-D input and impulse response of the system are decimated by 2 prior to the filtering stage. Due to the nature of the input decimation process, this parallel algorithm solves the problem of limited efficiency in the block filtering when the impulse response is large, and enhances the overall memory distribution of the parallel system. Finally, the efficient implementation of the 3-D fast convolution algorithm on DSP hardware is presented using the 3-D new Mersenne number transform (3-D NMNT).

Published in:

Visual Information Engineering, 2003. VIE 2003. International Conference on

Date of Conference:

7-9 July 2003