By Topic

A configurable pipelined state machine as a hybrid ASIC and configurable architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zipf, P. ; Inst. of Microelectron. Syst., Darmstadt Univ. of Technol., Germany ; Stotzler, C. ; Glesner, M.

We present a configurable FSM where all units relevant for control and transition logic are configurable while the basic structural components like state registers are built of fixed logic. Implemented as part of an ASIC, FSMs are efficient and fast, but inflexible. When realized using FPGA hardware, they are flexible but inefficient in terms of area and speed. We describe the architecture of a combined approach faster and smaller than an FPGA implementation while providing full programmability.

Published in:

VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on

Date of Conference:

19-20 Feb. 2004