Cart (Loading....) | Create Account
Close category search window

Control and data flow graph extraction for high-level synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Namballa, R. ; Dept. of Comput. Sci. & Eng., South Florida Univ., Tampa, FL, USA ; Ranganathan, N. ; Ejnioui, A.

The first step in high level synthesis consists of translating a behavioural specification into its corresponding register transfer language (RTL) description. Behavioural specifications are composed by writing code in a hardware description language such as VHDL. The process of translation starts by first deriving a control and data flow graph (CDFG) from the source code of the behavioural specification. The derivation of the CDFG has been mostly done manually, which makes this process time-consuming and error-prone at least in the earlier stage of synthesis. In this paper, we describe a tool that we have developed for automatic conversion of the given VHDL behavioural specification of a circuit into its corresponding CDFG. Since there is no widely accepted format for representing CDFGs, we opted to make the tool generate several representations of the derived CDFG in different formats to accommodate different implementation approaches. This design decision makes our tool quite flexible and highly useful. The proposed tool has been tested on operation and control-dominated behavioural specifications to ensure its accuracy. Experimental results on benchmark circuits show that the tool is highly accurate and can produce a CDFG in a few seconds using minimal computing resources.

Published in:

VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on

Date of Conference:

19-20 Feb. 2004

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.