By Topic

Behavioural scheduling to balance the bit-level computational effort

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Molina, M.C. ; Dpto. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain ; Ruiz-Sautua, R. ; Mendias, J.M. ; Hermida, R.

Conventional synthesis algorithms schedule multiple precision specifications (formed by operations of different widths) by balancing the number of operations of every different type and width executed per cycle. However, totally balanced schedules are not always possible, even for specifications with a unique width, and therefore some hardware waste appears. In this paper a heuristic scheduling algorithm to minimize this hardware waste is presented. It successively transforms specification operations into sets of smaller ones which are scheduled independently, until the most uniform distribution of the computational effort of operations among cycles is achieved. In consequence some specification operations may be executed during a set of non-consecutive cycles, and over several linked hardware resources. In combination with allocation algorithms able to guarantee the bit-level reuse of hardware resources, our approach substantially reduces datapath area. Additionally, in most cases clock cycles length is also lessened.

Published in:

VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on

Date of Conference:

2004