By Topic

High performance multiprocessor computing system using optical centralized shared bus

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hai Bi ; Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA ; Han, Xuliang ; Chen, R.T.

The success of optical interconnects already emerged at the machine-to-machine level giving an example for replacing electrical interconnects. There are three basic board-level optical implementation techniques: waveguide, free-space, and substrate-guided optical interconnects. With appropriate design and integration of optical components, signal broadcast can be effectively implemented in an innovative architecture called optical centralized shared bus. Based on this architecture, we proposed in this paper to apply the optical centralized shared bus in the multiprocessing systems for performance improvement. With the focus on demonstrating the technical feasibility in a general scenario, a conceptual emulation of the centralized shared-memory scheme was carried out on a generic PCI subsystem that incorporated an optical centralized shared bus.

Published in:

Biophotonics/Optical Interconnects and VLSI Photonics/WBM Microcavities, 2004 Digest of the LEOS Summer Topical Meetings

Date of Conference:

28-30 June 2004