Cart (Loading....) | Create Account
Close category search window
 

Design of digital filters for low power applications by reducing the Hamming distance of the filter coefficients using mean field annealing algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Aktan, M. ; Bogazici Univ., Istanbul, Turkey ; Cini, U. ; Dundar, G.

In hardware applications, digital filters can be realized by an integrated circuit design or can be implemented by coding of digital signal processors. They require continuous arithmetic calculations and dissipate high power and occupy a large number of hardware resources. Therefore, the design of digital filters considering hardware requirements is important for some hardware critical applications, but there is no clear method for it. Mean field annealing (MFA) is an efficient and deterministic method which can be applied to filter design algorithms. It is computationally less complex when compared to other methods, such as simulated annealing and genetic algorithms, as they are also efficient in such optimization processes where the search space is broad. This work tries to minimize the Hamming distance between successive filter coefficients. The power dissipation of a DSP is reduced when the Hamming distance is minimized, since it reduces the switching activity of the processor. The results show that the Hamming distance between the filter coefficients is reduced by about 60-70% when the mean field annealing method is employed. The next step is to simulate the power dissipation in a specific DSP architecture for the verification of the power minimization.

Published in:

Signal Processing and Communications Applications Conference, 2004. Proceedings of the IEEE 12th

Date of Conference:

28-30 April 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.