Skip to Main Content
On-chip electrostatic discharge (ESD) protection design is a challenging IC design problem. New computer-aided design (CAD) tools are essential to ESD protection design prediction and verification at full chip level. This paper reports a novel smart parametric-checking mechanism and a new intelligent CAD tool, entitled ESD inspector, developed for full-chip ESD-protection circuitry-design verification. Capability of the new tool is demonstrated using a practical design example in a 0.35-μm BiCMOS technology.
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on (Volume:23 , Issue: 10 )
Date of Publication: Oct. 2004