Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

A novel VLSI architecture to implement region merging algorithm for image segmentation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kranthi Kumar, J.D. ; Dept. of Electr. Eng., Indian Inst. of Technol., Chennai, India ; Srinivasan, S.

This paper describes VLSI architecture for the region-merging algorithm for image segmentation applications. This algorithm uses the region adjacency graph (RAG), which represents regions and their edges. The final segmentation provided by the RAG represents localized contours or surfaces. The architecture is proposed by making use of the concepts of parallelism and pipelining in order to improve the performance in terms of speed. The architecture has been coded in Verilog and synthesized using Synplify tools for FPGA implementation.

Published in:

Digital System Design, 2004. DSD 2004. Euromicro Symposium on

Date of Conference:

31 Aug.-3 Sept. 2004