By Topic

Implementation of multiple-valued flip-flips using pass transistor logic [flip-flips read flip-flops]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Babu, H.M.H. ; Dept. of Comput. Sci. & Eng., Dhaka Univ., Bangladesh ; Zaber, M.I. ; Rahman, M.M. ; Islam, M.R.

This paper presents the realization of multiple-valued flip-flops (MVFF) using pass transistor logic. Realization of MVFF has been discussed by many authors. The existing techniques are mainly extensions of binary flip-flops, based on CMOS or TTL logic. We propose here, two different design techniques for MVFF realized by pass transistors, which can be a promising alternative to static CMOS for deep sub-micron design. We have introduced a circuit consisting of multiple valued pass transistors which we call 'logical sum circuit'. This particular circuit is used as the elementary design component for our second approach in MVFF design. Our proposed MVFF circuits can be attractive for its inherent lesser power and component demands in comparison with existing techniques using MOS or TTL logic.

Published in:

Digital System Design, 2004. DSD 2004. Euromicro Symposium on

Date of Conference:

31 Aug.-3 Sept. 2004