By Topic

A mechanism for implementing precise exceptions in pipelined processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Alii, S. ; Dept. of Comput. Sci., York Univ., ND, USA ; Bailey, C.

An exception is precise if all instructions before the faulting instruction have completed and those instructions following it can be restarted from scratch. If all exceptions in a processor are precise, the processor is said to implement the precise exception model. In a pipelined processor, precise exceptions can be difficult to achieve because an instruction may complete before its predecessors have completed. There exist several techniques for implementing precise exceptions, each varying in terms of performance and hardware cost. This paper introduces a novel solution to the precise exception problem and evaluates its predicted performance with respect to other schemes.

Published in:

Digital System Design, 2004. DSD 2004. Euromicro Symposium on

Date of Conference:

31 Aug.-3 Sept. 2004