By Topic

Addressing architecture for brain-like massively parallel computers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Cohen, A.A. ; Colman Coll., Israel

This paper is concerned with a new type of computer architecture being massively parallel. It describes novel approaches that were developed to solve task execution performance problems inherent in all current parallel computers. It also gives an overview of current addressing methods issues, unique algorithms for storage retrieval and communication between processing nodes scattered in a volume of space, developed for the brain-like machine that comprises of numerous numbers of neuronic like nodes positioned on unique bus tracks connected to each other forming a geographical map containing complex 'network layers', comprising of multiple communicating nodes forming mini, maxi, intelligent processing layers. The unique bus tracks containing mini and or maxi processing nodes are fully connected to form the next generation network for the brain-like massively parallel distributed or tightly coupled computing systems. A simulation that demonstrates the operation of the novel architecture addressing nodes positioned in a volume of space is given.

Published in:

Digital System Design, 2004. DSD 2004. Euromicro Symposium on

Date of Conference:

31 Aug.-3 Sept. 2004