Skip to Main Content
A 96 dB SFDR 50 MS/s pipeline A/D converter has been designed in a 0.25 μm CMOS process. An improved sample-and-hold and subtractive dither-continuous gain correction (SD-CGC) digital calibration are used to increase linearity. Prototype measurements show that the SNDR increases from 49 dB to 75 dB and the SFDR increases from 62 dB to 96 dB using the technique.
Date of Conference: 15-19 Feb. 2004