A digitally enhanced 1.8 V 15 b 40 MS/s CMOS pipelined ADC

A 1.8 V 15 b 40 MS/s CMOS pipelined ADC with 90 dB SFDR and 72 dB peak SNR over the full Nyquist band is described. ADC performance is enhanced by digital background calibration of DAC noise and interstage gain error. The IC is realized in a 0.18 /spl mu/m CMOS process, consumes 400 mW, and has a die size of 4 mm/spl times/5 mm.