By Topic

A 4GHz 300mW 64b integer execution ALU with dual supply voltages in 90nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Mathew, S. ; Intel Corp., Hillsboro, OR, USA ; Anders, M. ; Bloechel, B. ; Nguyen, T.
more authors

A 64b integer execution ALU is described for 4GHz single-cycle operation with a 32b mode ALU latency of 7GHz. The 0.073mm2 chip is fabricated in a 90nm dual-V, CMOS technology and dissipates 300mW. Sparse-tree adder architecture, single-rail dynamic circuits, and a semidynamic implementation enable a 20% performance improvement and a 56% energy reduction compared to a Kogge-Stone implementation.

Published in:

Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International

Date of Conference:

15-19 Feb. 2004