By Topic

Comment on 'realisation of switched capacitor delay lines and Hilbert transformers' and reply

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rijns, J.J.F. ; Philips Res. Lab., Eindhoven, Netherlands ; Eriksson, S.

For the original article see ibid., vol.27, p.1262-4, 1991. The commentator indicates that the double-sampling implementation of the SDH buffer is used as delay element and the single-sampling version as reflection circuit. The latter fact seems not to have been recognised by the author, describing the reflection circuit as a modification of the delay element. Care has to be taken in double-sampling circuits not to unbalance the charge flows in both circuit paths. The author replys that the switched-capacitor circuits in the letter are based on realisations previously discussed in two official reports referred to in the letter. Two circuits of these reports are identical with the circuits that are later presented and discussed in the commentator's letter (see ibid., vol.27, p.639-40, 1991). The influence of parasitic capacitances is a problem, which has to be considered in SC filter realisations.

Published in:

Electronics Letters  (Volume:27 ,  Issue: 22 )