By Topic

Multi-GHz energy-efficient asynchronous pipelined circuits in MOS Current Mode Logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kwan, T.W. ; Dept. of Electron., Carleton Univ., Ottawa, Ont., Canada ; Shams, M.

This paper proposes, investigates, and reports the results of implementation of asynchronous pipelined circuits in MOS current mode logic (MCML). Asynchronous MCML pipelined circuits combine the potential advantages of MCML and asynchronous circuits to improve performance, to reduce energy consumption, and to provide an analog-friendly environment. The paper introduces a MCML C-element gate and a MCML double-edge-triggered flip-flop to be used in the so-called micropipeline circuits. Based on the post-layout extracted simulation results, an asynchronous MCML FIFO implemented in a standard 0.18 μm CMOS technology demonstrates a throughput of 5 GHz and dissipates 1.25 mW. The MCML micropipeline control circuit dissipates up to four times less energy compared to a conventional static CMOS control circuit with the same throughput.

Published in:

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on  (Volume:2 )

Date of Conference:

23-26 May 2004