By Topic

Design and simulation of Fractional-N PLL frequency synthesizers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Kozak ; Dept. of Electr. & Comput. Eng., Rochester Univ., NY, USA ; E. G. Friedman

A fast simulation environment has been developed using MATLABM™ and CMEX™ for behavioral level simulation of Delta-Sigma (ΔΣ) based Fractional-N PLL frequency synthesizers. The simulator uses a differential equation approach with a uniform time step. To support a uniform time step in the simulation, the continuous-time average current-to-voltage loop filter transfer function is modeled as a discrete-time charge difference-to-voltage transfer function. Simulation results are presented on a type-II fourth-order PLL frequency synthesizer employing a third-order MASH ΔΣ modulator.

Published in:

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on  (Volume:4 )

Date of Conference:

23-26 May 2004