By Topic

A 5-Gb/s 1/8-rate CMOS clock and data recovery circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jin Kyu Kwon ; Sch. of Electr. Eng., Ulsan Univ., South Korea ; Tae Kwan Heo ; Sang-Bock Cho ; Sung Min Park

A 5-Gb/s clock and data recovery (CDR) circuit, incorporating 625 MHz interpolating voltage-controlled oscillators (VCO) and four-phase 1/8-rate phase detectors (PD), is demonstrated. The PD provides a linear characteristic that is proportional to the phase difference between the four-phase clocks and the input 5-Gb/s data, and hence produces four-demultiplexed 1.25-Gb/s outputs. The VCO is designed as a four-stage differential ring oscillator, employing the half-rate clock technique so that it can provide 1/8-rate clocks with delay interpolation. Test chips are fabricated in a 0.25 μm CMOS technology. The whole chip occupies an area of 1.7×1.4 mm2 together with on-chip low pass filters, i.e., two 16 pF capacitors and 63 kΩ resistors. Post-layout simulations show that the recovered data output exhibits 40psp-p jitter characteristic for 223-1 PRBS serial NRZ input. The chip core dissipates 130 mW from a single 2.5 V supply.

Published in:

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on  (Volume:4 )

Date of Conference:

23-26 May 2004