Close category search window
 

A wide tuning range VCO using capacitive source degeneration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Byunghoo Jung ; Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA ; Harjani, R.

This paper presents a wide tuning range LC voltage controlled oscillator with a new differential negative resistance cell that uses capacitive source degeneration. Traditional differential negative resistance cells use two transistors where the drains are cross-connected to the corresponding gates and the sources are ac grounded. This structure has a fairly large parasitic shunt capacitance. This effective parasitic capacitance combined with the fixed portion of the varactor and the inductor parasitic capacitance limits the tuning range and the maximum size of allowable inductor that is crucial for the large output swing. This paper shows that if the sources of the differential negative resistance cell are capacitively degenerated such that the effective parasitic capacitance is much smaller than that of traditional structures, then the tuning range can be increased or alternately the output swing can be increased for a given tuning range. An appropriate degenerating capacitance and device geometry can be selected to optimize the performance. The tradeoff between negative resistance and effective parasitic capacitance has also been considered. To verify this concept, a 5.3 GHz VCO with 21.5% tuning range and -106 dBc/Hz phase noise at 1 MHz offset from 5 GHz has been designed using the TSMC 0.25 μm CMOS process.

Published in:
Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on  (Volume:4 )

Date of Conference: 23-26 May 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.