Cart (Loading....) | Create Account
Close category search window

Iddq secondary components in CMOS logic circuits preceded by defective stages affected by analogue type faults

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Rubio, A. ; Dept. of Phys., Balearic Islands Univ., Palma de Mallorca, Spain ; Figueras, J. ; Champac, V. ; Rodriguez, R.
more authors

Certain physical failures produce abnormal voltages at the output of the defective stages. Iddq testing techniques are shown to be efficient in testing for these failures. Because of the intermediate analogue output of the faulty stage, posterior fault-free stages exhibit abnormal values of Iddq, increasing the effect of the fault. The set of stages influenced by the fault is modelled and analysed presenting characteristics of the propagation of the influence.

Published in:

Electronics Letters  (Volume:27 ,  Issue: 18 )

Date of Publication:

29 Aug. 1991

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.