By Topic

A very low-power CMOS parallel A/D converter for embedded applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Fernandes, J.R. ; Inst. Superior Tecnico, INESC-ID, Lisboa, Portugal ; Silva, M.M.

We present a new pseudo-differential comparator block that behaves like a comparator array, but has a reduced area, power consumption, and input capacitance. By combining two of the new comparator blocks with input sample and hold circuits, in an interleaving architecture, and by using a Wallace-tree encoder, it is possible to obtain an ADC with limited resolution (up to 6 bits), but with very low power consumption, and also with low area and low supply voltage. As an example, we have designed 4-bit ADC as a coarse converter in a 13 bit pipeline ADC. . It is implemented in a 0.35μm CMOS technology, has 0.034mm2 and has power consumption of 210 μW, with an estimated input capacitance of 11 fF.

Published in:

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on  (Volume:1 )

Date of Conference:

23-26 May 2004