By Topic

Dynamic modelling of analog integrated filters for the stability study of on-chip automatic tuning loops

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
H. Martinez ; Dept. of Electron. Eng., Catalonia Tech. Univ., Barcelona, Spain ; E. Vidal ; E. Alarcon ; A. Poveda

Continuous-time filters with automatic tuning loops are feedback nonlinear systems with potential instability. If a stability study is to be carried out, even if it is at least local, the appropriate linear dynamical modelling of the filter should be obtained. This modelling is mandatory if an improved design of the loop controllers is to be carried out. This work presents the dynamic modelling of a CMOS continuous-time analog filter with automatic tuning capability. The analysis leads to an equivalent small-signal linearised incremental model from which transfer functions between output variables and control voltages are obtained. The dynamic modelling of both the phase-shift between input and output signals as well as the output amplitude, required to properly tune both frequency and quality factor parameters, is presented. The analysis leads to the design of a compensated loop with enhanced stability and dynamic performance.

Published in:

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on  (Volume:1 )

Date of Conference:

23-26 May 2004