By Topic

A 12-bit 40MSPS 3.3-V 56-mW pipelined A/D convereter in 0.25-μm CMOS [convereter read converter]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lotfi, R. ; Dept. of Electr. & Comput. Eng.,, Tehran Univ., Iran ; Taherzadeh-Sani, M. ; Shoaei, O.

In this paper, a very low-power high-speed high-resolution pipelined analog-to-digital converter (ADC) based on an optimization methodology previously proposed by the authors, is presented. By expressing the total static power consumption and the total input-referred noise of the converter as function of the capacitor values and the resolutions of the converter stages, a simple optimization algorithm is employed to calculate the optimum values of these parameters, which lead to minimum power consumption while a specified noise requirement is satisfied. Design considerations and simulation results of the 12-bit 3.3V 40MS/s pipelined ADC with only 56mW consumption in a 0.25μm CMOS process, are presented. The simulated values of the SNR and SFDR are 69dB and 75dB respectively.

Published in:

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on  (Volume:1 )

Date of Conference:

23-26 May 2004