Cart (Loading....) | Create Account
Close category search window
 

Design and optimization of a high PSRR CMOS bandgap voltage reference

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tajalli, A. ; Dept. of Electr. Eng., Sharif Univ. of Tech., Tehran, Iran ; Atarodi, M. ; Khodaverdi, A. ; Sahandi Esfanjani, F.

A structures design methodology to minimize the area and power dissipation in bandgap voltage reference is presented. In this approach, basic equations of the bandgap core besides the area and power estimations and the offset effect are included to extract the optimum bias condition and the size of devices for minimum possible area and power in an acceptable performance. Based on the proposed methodology, a bandgap circuit in a 0.5μm CMOS technology is fabricated which realizes a temperature coefficient of 20 ppm/°C and a standard deviation of 9.4mV without trimming. The entire circuit consumes 160μA and the silicon area is 0.085mm2. Measurements on 240 samples show a good agreement with simulations.

Published in:

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on  (Volume:1 )

Date of Conference:

23-26 May 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.