By Topic

A general approach for the performance assessment of nanoscale silicon FETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wang, Jing ; Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; Solomon, P.M. ; Lundstrom, Mark

Various nonplanar, multigate field-effect transistors (FET) structures have been reported that offer better gate control than planar MOSFETs. In the nanometer regime, however, multigate (nanowire) structures also suffer strong quantum confinement, which causes deleterious effects such as large threshold voltage variation. In this paper, we propose a general approach to compare planar versus nonplanar FETs with the consideration of both electrostatic integrity (gate control) and quantum confinement (the so-called "EQ approach"). With this EQ approach, we show that the cylindrical wire FET and the planar double-gate MOSFET have approximately equal scaling capability for a [001]-oriented wafer, while the nonplanar wire structures are significantly better for other wafer orientations [e.g., (011)] where the effective mass in the confinement direction of the planar MOSFET is relatively small.

Published in:

Electron Devices, IEEE Transactions on  (Volume:51 ,  Issue: 9 )