By Topic

A high-throughput, field programmable gate array implementation of soft output Viterbi algorithm for magnetic recording

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lingyan Sun ; Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA ; Horigome, T. ; Kumar, B.V.K.V.

A high throughput, reconfigurable field programmable gate array (FPGA) implementation of the soft output Viterbi algorithm (SOVA) is described. Such a SOVA module provides the soft information needed by an iterative soft decoder used with Turbo codes and low density parity check (LDPC) codes. The implementation of the SOVA algorithm runs at 100 Mb/s on Xilinx Virtex II 2000 FPGA. Using a higher capacity FPGA and repeating the circuit doubles the throughput. The design can be reconfigured for different partial response (PR) targets. The design requires about 5 kb of memory for the EPR4 channel and may be integrated on a single chip with serially implemented LDPC decoder.

Published in:

Magnetics, IEEE Transactions on  (Volume:40 ,  Issue: 4 )