By Topic

An area estimation methodology for FPGA based designs at systemc-level

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Brandolese, C. ; Politecnico di Milano, Italy ; Fornaciari, W. ; Salice, F.

This paper presents a parametric area estimation methodology at SystemC level for FPGA-based designs. The approach is conceived to reduce the effoit to adapt the area estimators to the evolutions of the EDA design environments. It consists in identifying the subset of measures that can be derived form the system level description and that are also relevant at VHDL-RT level. Estimators' parameters are then automatically derived from a set of benchmarks.

Published in:

Design Automation Conference, 2004. Proceedings. 41st

Date of Conference:

7-11 July 2004