By Topic

A novel linearization technique for linear/pseudo-linear RF CMOS power amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ying Zhang ; Dept. of Electr. & Comput. Eng., California Univ., Irvine, CA, USA ; Heydari, P.

A novel linearization technique for linear and pseudo-linear CMOS power amplifiers (PAs) is presented. The proposed technique uses the third-order harmonic of the PA output to generate a signal, which compensates the nonlinear component at the fundamental frequency of the PA output. The reconstructed signal is then subtracted from the output of the PA to cancel out its nonlinear component. A class-AB CMOS power amplifier, incorporating this technique, is designed and fabricated in a standard 0.18 μm CMOS process. Experimental results of this class-AB PA at 900 MHz are presented. A two-tone test with frequency spacing of 1 MHz shows a 12-dB reduction of the IMD3 component.

Published in:

Radio Frequency Integrated Circuits (RFIC) Symposium, 2004. Digest of Papers. 2004 IEEE

Date of Conference:

6-8 June 2004