By Topic

Design considerations, of differential inductors in CMOS technology for RFIC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
H. Y. D. Yang ; Dept. of ECE, Illinois Univ., Chicago, IL, USA

The differential (symmetric) inductor is useful for its higher Q factor and smaller area than a single-end inductor in silicon-based RFIC. The limitations are the inductance value and the inductor track width. Large inductance or track width often results in too high overall capacitances and too large an area. This paper addresses the issues of present differential inductor limitations and discusses a new type of differential inductor using multi-layer inter-leaf windings to overcome the present limitations. Significant area reduction is found. The designs based on the full-wave integral-equation simulation are intended for a six-metal layer 0.18 μm CMOS technology, but it is also applicable to other silicon-base technologies. New compact high-performance differential inductors are fabricated and tested to validate the designs.

Published in:

Radio Frequency Integrated Circuits (RFIC) Symposium, 2004. Digest of Papers. 2004 IEEE

Date of Conference:

6-8 June 2004