By Topic

A single chip direct conversion CMOS transceiver for quad-band GSM/GPRS/EDGE and WLAN with integrated VCO's and fractional-N synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

19 Author(s)
Manku, T. ; Sirific Wireless Corp., Waterloo, Ont., Canada ; Kahrizi, M. ; Snyder, C. ; Ling, Y.
more authors

This paper presents the first WWAN + WLAN integrated radio transceiver. The 0.18 μm CMOS chip includes a fully integrated receiver, transmitter and frequency synthesizer. The device includes a direct conversion receiver that converts the RF signal to quadrature analog baseband while yielding a high IIP2 (> +45.0 dBm) and low LO radiation (<-100 dBm over all bands). The receiver includes selectable baseband filters and variable gain amplifiers. The transmitter uses a quadrature direct modulator and pre-power amplifiers; that can support low gain GSM PAs with low carrier leakage (<-40 dB). An RF ΣΔ fractional-N synthesizer is integrated on-chip to generate the system local oscillator signal. A flexible baseband interface is provided to allow for control via two distinct baseband processor systems.

Published in:

Radio Frequency Integrated Circuits (RFIC) Symposium, 2004. Digest of Papers. 2004 IEEE

Date of Conference:

6-8 June 2004