Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Algorithms for Taylor expansion diagrams [IC design/verification applications]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Fey, G. ; Inst. of Comput. Sci., Bremen Univ., Germany ; Drechsler, R. ; Ciesielski, M.

The ever increasing size of integrated circuits results in large problem sizes during synthesis and verification of such designs. Recently Taylor expansion diagrams (TEDs) were introduced as a data structure to cope with large problem instances. TEDs allow us to exploit high level information in the representation of functions. In this paper, the basic TED operations are analyzed from a complexity point of view. Suggestions for optimizations of the originally proposed algorithms are made.

Published in:

Multiple-Valued Logic, 2004. Proceedings. 34th International Symposium on

Date of Conference:

19-22 May 2004