By Topic

Optimization of the theory of FDD of DES for alleviation of the state explosion problem and development of CAD tools for on-line testing of digital VLSI circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Biswas ; Dept. of Electr. Eng., Indian Inst. of Technol., Kharagpur, India ; S. Mukhopadhyay ; A. Patra

Summary form only given. The current work is focused towards the development of algorithms and CAD tools for the design of digital circuits with on line testing capability. The methodology is based on the theory of fault detection and diagnosis (FDD) of discrete event systems (DES) (S.Hashtrudi Zad et al, Proc. 38th IEEE Conf. on Decision & Control, p.1756-1761,1998). The paper deals with optimization of the algorithms of fault detection to alleviate the problem of state explosion, based on symbolic techniques like "ordered binary decision diagrams" and "abstraction". With the help of these algorithms, a CAD tool has been developed that can provide a fully automated flow for design of circuits with on-line test capabilities and can handle generic digital circuits with cell count as high as 15,000 and about 2500 states. Further, this methodology provides the designer with a wide range of tradeoffs in detector design: fault coverage and detection latency vs. area and power overhead.

Published in:

On-Line Testing Symposium, 2004. IOLTS 2004. Proceedings. 10th IEEE International

Date of Conference:

12-14 July 2004