Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Rong-Jyi Yang ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Shang-Ping Chen ; Shen-Iuan Liu

A 3.125-Gb/s clock and data recovery (CDR) circuit using a half-rate digital quadricorrelator frequency detector and a shifted-averaging voltage-controlled oscillator is presented for 10-Gbase-LX4 Ethernet. It can achieve low-jitter operation and improve pull-in range without a reference clock. This CDR circuit has been fabricated in a standard 0.18-μm CMOS technology. It occupies an active area of 0.6 × 0.8 mm2 and consumes 83 mW from a single 1.8-V supply. The measured bit-error rate is less than 10-12 for 27 - 1 PRBS 3.125-Gb/s data. It can meet the jitter tolerance specifications for the 10-Gbase-LX4 Ethernet application.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:39 ,  Issue: 8 )