Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

On-chip digital jitter measurement, from megahertz to gigahertz

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

One of the challenges of testing at multiGbps rates is jitter characterization. We introduce a new technique that allows for attaining on-chip measurements at a substantial level of accuracy. We propose new algorithms that allow a wide frequency range, supporting the desired accuracy while guaranteeing signal integrity and low overhead. One advantage of this approach is that we can reliably simulate it with a logic simulator, and the results at one frequency are indicative of the results at any frequency.

Published in:

Design & Test of Computers, IEEE  (Volume:21 ,  Issue: 4 )