By Topic

On maximizing the fault coverage for a given test length limit in a synchronous sequential circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pomeranz, I. ; Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; Reddy, S.M.

When storage requirements or limits on test application time do not allow a complete (compact) test set to be used for a circuit, a partial test set that detects as many faults as possible is required. Motivated by this application, we address the following problem. Given a test sequence T of length L for a synchronous sequential circuit and a length MS of length at most M such that the fault coverage of TS is maximal. A similar problem was considered before for combinational and scan circuits and solved by test ordering. Test ordering is not possible with the single test sequence considered here for sequential circuits. We solve this problem by using a vector omission process that allows the length of the sequence T to be reduced while allowing minimal reductions in the number of detected faults. Using this process, it is possible to obtain a sequence TS that has the desired length and a maximal fault coverage.

Published in:

Computers, IEEE Transactions on  (Volume:53 ,  Issue: 9 )