By Topic

Correlation between Stress-Induced Leakage Current (SILC) and the HfO2 bulk trap density in a SiO2/HfO2 stack

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Crupi, F. ; Dipt. di Elettronica, Informatica e Sistemistica, Calabria Univ., Italy ; Degraeve, R. ; Kerber, A. ; Kwak, D.H.
more authors

Both trap generation and Stress-Induced Leakage Current (SILC) are measured as a function of the stress voltage on a 1nm/4nm SiO2/HfO2 stack. The SILC firstly rises proportionally with the bulk trap density in the HfO2 but close to breakdown this relation becomes quadratic, indicating that first single-trap conduction paths are causing the SILC, later followed by two-trap conduction paths. At stress conditions, the SILC adds tip to two decades to the initial leakage current. At elevated temperature, the leakage current increase is even higher. At room temperature, however, the SILC poses no reliability restriction for logic CMOS applications.

Published in:

Reliability Physics Symposium Proceedings, 2004. 42nd Annual. 2004 IEEE International

Date of Conference:

25-29 April 2004