By Topic

Design and modeling of on-chip electrostatic discharge (ESD) protection structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Liou, J.J. ; Dept. of Electr. & Comput. Eng., Univ. of Central Florida, Orlando, FL, USA ; Xiaofang Gao

Electrostatic discharge (ESD) is a critical reliability concern for microchips. This paper presents a computer-aided design tool for ESD protection design and applications. Specifically, we develop an improved and robust MOS model and implement such a model into the industry standard Cadence SPICE for ESD circuit simulation. Experimental data measured from the transmission line pulsing (TLP) technique and human body model (HBM) tester are included in support of the model.

Published in:

Microelectronics, 2004. 24th International Conference on  (Volume:2 )

Date of Conference:

16-19 May 2004