Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Bose-Einstein condensation in an atom chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Kasper, A. ; Phys. Inst., Heidelberg Univ., Germany ; von Hagen, Ch. ; Ruckel, M. ; Schneider, St.
more authors

In the experimental setup the atom chip is combined with a more sturdy copper structure behind the chip for the initial loading. Its H-shape allows U-currents and Z-currents, whose magnetic fields create quadrupole and Ioffe-Pritchard traps, when a homogeneous bias field is added. A vertical double-MOT setup is used with a continuous push beam from a vapour cell MOT, below, to load a mirror-MOT in the ultra-high vacuum chamber on top. The quadrupole field for the MOT is created by separate coils and the chip acts as the mirror. All subsequent trapping fields are generated by combining currents in the copper H-structure or in the chip with bias fields. The 1×1 mm2 central wire of the H-structure stands the trapping currents of up to 50 A for over a minute without heating, thus preserving the ultra-high vacuum. Using just the copper H-structure, a Bose-Einstein condensate of 3 × 105 87Rb atoms in the |F = 2, mF = 2> state is reached which is then transferred to the chip in typically 100 ms. Thus the setup completely decouples the condensation process from the trap layout of the atom chip, providing a very flexible system.

Published in:

Quantum Electronics Conference, 2003. EQEC '03. European

Date of Conference:

22-27 June 2003