By Topic

An efficient architecture for the implementation of message passing programming model on massive multiprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
F. Gharsalli ; Dept. of Electron., ENST, Bretagne, France ; A. Baghdadi ; M. Bonaciu ; G. Majauskas
more authors

In this paper, we present a generic high performance architecture model for massive data transfer and computation applications. This application-specific architecture becomes crucial particularly for the design of emerging embedded video applications. Indeed, classic embedded system architectures have limited resources (clock frequency and memory) and consequently they cannot reach the required performance needed by emerging application. Moreover, the mapping of high level programming models (e.g. message passing) on fixed architectures introduces lots of software and communication overhead. This paper proposes an efficient architecture for the implementation of message passing programming model for MPSoC. Flexibility, scalability and high performance of this architecture are illustrated through the implementation of a real time embedded DivX video encoder.

Published in:

Rapid System Prototyping, 2004. Proceedings. 15th IEEE International Workshop on

Date of Conference:

28-30 June 2004