By Topic

An efficient fault-tolerant VLSI architecture using parallel evolvable hardware technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Stefatos, E.F. ; Sch. of Eng. & Electron., Edinburgh Univ., UK ; Arslan, T.

This paper proposes a novel, fault-tolerant, VLSI architecture, which utilizes an evolvable hardware (EHW) framework using a parallel evolutionary algorithm (EA). The architecture consists of two layers. The first layer considers the application in hand, whereas the second is used as a controller that monitors the performance of the first layer and reconfigures when appropriate, its computational elements. The demonstration of this architecture is done through a practical example of a Global Positioning System (GPS) attitude determination system. Firstly the structure and functionality of both layers is described. Subsequently, the paper provides results that demonstrate both the reliability and performance of the system, while various quantities of faults are simultaneously injected in both layers. According to these results, the first layer is capable to cope with higher amount of faults (worst-case scenario 35-40%) than the second (control) layer, which copes with faults that capture in worst-case scenario the 30% of its resources. Finally, an additional mechanism to this architecture is proposed that needs further investigation and promises further enhancing of the systems reliability.

Published in:

Evolvable Hardware, 2004. Proceedings. 2004 NASA/DoD Conference on

Date of Conference:

26-26 June 2004