By Topic

Timing analysis of asynchronous block transfer cycles on VME and VME64x physical layers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Aloisio, A. ; Sezione di Napoli, INFN, Napoli, Italy ; Branchini, P. ; Cevenini, F.

Since its introduction in the early 1980s, the VMEbus plays a leading role in the embedded computing, real-time control and data acquisition systems for high energy physics experiments. In more than 20 years, the original standard has undergone major improvements and new features have been added to physical and logical layers, yet retaining a backward compatibility to protect investments and products life. High-speed data transactions are one of the most important features of the protocol in many applications. In this paper, we focus on the performances of the multiplexed block transfer cycle, a 64-bit data burst transaction fully supported by well-established VME64 silicon interfaces and the majority of high-end modules on the market. We confronted VME with VME64x backplane behaviors in light-to-moderate bus loading scenarios. Test results obtained with a blend of VME64 and VME64x-compliant boards are presented and discussed together with the backplanes' impedance analysis carried out with time domain reflectometry techniques. The impact on the transfer bandwidth of different load topologies is also reviewed.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:51 ,  Issue: 3 )