Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Test structures and analysis techniques for estimation of the impact of layout on MOSFET performance and variability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
8 Author(s)
Saxena, S. ; PDF Solutions, Richardson, TX, USA ; Minehane, S. ; Jianjun Cheng ; Sengupta, M.
more authors

The performance and variability of transistors with nanometer-scale feature sizes is sensitive to their layout style and environment. This paper describes the use of an enhanced MOS array test structure to provide accurate and precise estimates of the impact of layout on transistor characteristics for an advanced 130nm CMOS technology. Enhanced MOS arrays, combined with statistical analysis of the measurements, provide reliable information on the impact of layout on the transistor characteristics. This can then form the basis for technology development, design rule development and modeling.

Published in:

Microelectronic Test Structures, 2004. Proceedings. ICMTS '04. The International Conference on

Date of Conference:

22-25 March 2004