By Topic

Transmission line pulse measurements: a tool for developing ESD robust integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ashton, R.A. ; White Mountain Labs., Phoenix, AZ, USA

Electrostatic discharge (ESD) is a major reliability concern for semiconductors. The product qualification tests for ESD human body model (HBM), machine model (MM), and charged device model (CDM) - are good predictors of susceptibility to ESD, but they are not useful tools during the design of ESD protection circuits. Transmission line pulse (TLP) measurements have become an important tool in the design of on-chip protection. This paper will discuss ESD for semiconductor products, review the product qualification tests (HBM, MM, and CDM), and show how TLP measurements can be used to improve the design process for ESD on-chip protection.

Published in:

Microelectronic Test Structures, 2004. Proceedings. ICMTS '04. The International Conference on

Date of Conference:

22-25 March 2004