Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Analysis and design of a robust average current mode control loop for parallel buck DC-DC converters to reduce line and load disturbance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Garcera, G. ; Dept. de Ingenieria Electron., Univ. Politecnica de Valencia, Spain ; Figueres, E. ; Pascual, M. ; Benavent, J.M.

A robust control scheme for multi-module parallel buck DC-DC converters with average current mode control (ACC) is presented. The proposed loop adds an inner loop to the conventional current and voltage ACC loops, reducing the sensitivity of the outer voltage loop to the changing power stage parameters: number of modules, input voltage, load and component tolerances. The loop improves significantly the disturbance rejection of the converter, i.e. the closed loop output impedance and audiosusceptibility, while preserving the stability and the loop gain crossover frequency to a significant extent. The performance of the proposed scheme is demonstrated by both small-signal and large signal experimental results.

Published in:

Electric Power Applications, IEE Proceedings -  (Volume:151 ,  Issue: 4 )