Cart (Loading....) | Create Account
Close category search window
 

Hardware-software design and validation framework for wireless LAN modems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

The implementation and validation of a 5-GHz wireless LAN modem based on the HIPERLAN/2 standard is presented. In modern wireless communication systems, there is a demand for higher flexibility and more computational efficiency. Therefore the emphasis of this work is on the hardware-software structure of the developed modem and its processes, in order to offer a good balance of these requirements. In order to efficiently design and validate the behaviour of the modem, a behavioural model was developed in UML (Unified Modelling Language) as a part of the overall HIPERLAN/2 system's model. The processes of the modem were implemented in an instruction-set processor and custom hardware, combining the advantages of both software and hardware implementations. The communication between the software and hardware parts of the modem is achieved through a specialised programmable interface unit. The UML-based model of the actual HIPERLAN/2 system is used in order to validate the modem's behaviour, using scenarios from in-field usage (such as transfer of data using FTP or HTTP). Furthermore, the validation of the algorithms implemented within the modem was based on this system model, and performed through the use of a custom-validation framework. This framework produces patterns for the validation of the modem's algorithms, at three different development phases (algorithmic, HDL, FPGA-based prototyping), derived from the simulation of the system model in a consistent and automatic way. Implementation figures and co-simulation results for the developed wireless LAN modem are also given.

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:151 ,  Issue: 3 )

Date of Publication:

19 May 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.