By Topic

SoC yield optimization via an embedded-memory test and repair infrastructure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Shoukourian ; Virage Logic, Fremont, CA, USA ; V. Vardanian ; Y. Zorian

Today, embedded memories are the most important contributor to SoC yield. To maximize embedded-memory yield, advanced test and repair solutions must be an integral part of the memory block. We analyze factors that affect memory yield and presents advanced techniques for maximizing the positive impact.

Published in:

IEEE Design & Test of Computers  (Volume:21 ,  Issue: 3 )