By Topic

Optimum performance zero crossing digital phase locked loop using multi-sampling technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Q. Nasir ; Dept. of EE & Comput. Eng., Univ. of Sharjah, United Arab Emirates ; S. R. Al-Araji

An optimum-performance Multi-Sampling Zero Crossing Digital Phase Lock Loop ( MS-ZCDPLL) with fast acquisition and wide locking range is presented in this work. While keeping the loop bandwidth fixed, the improved performance is achieved by increasing the Digital Controlled Oscillator (DCO) frequency so that the input is sampled more than once per cycle. ne proposed system was simulated under noise free as well as noisy conditions and shown to have improved acquisition and locking performance over the conventional loop without any system noise degradation.

Published in:

Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International Conference on  (Volume:2 )

Date of Conference:

14-17 Dec. 2003