By Topic

A clock jitter insensitive multibit DAC architecture for high-performance low-power continuous-time ΣΔ modulators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
F. Gerfers ; Inst. of Microsystem Technol., Albert-Ludwigs-Univ., Freiburg, Germany ; M. Ortmanns ; P. Schmitz ; Y. Manoli
more authors

The design of a clock-jitter insensitive multibit digital-to-analog converter (DAC) topology for high-performance low-power continuous-time ΣΔ modulators is presented. The 9 level DAC circuit uses a time-variant feedback pulse shape to reduce both the clock jitter influence as well as the slew rate and bandwidth requirements of the used amplifiers and therewith the overall power consumption of the modulator. Additional it will be shown that the proposed concept is suitable for very low supply voltages. The DAC architecture was exemplary implemented in a second-order 2MHz CT ΣΔ modulator for UMTS applications operating at a sample frequency of 50MHz. The modulator operates from a single 1.8V power supply and achieves a 11-bit dynamic range for the 2MHz passband.

Published in:

Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International Conference on  (Volume:3 )

Date of Conference:

14-17 Dec. 2003