By Topic

Compact modelling of noise for RF CMOS circuit design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
A. J. Scholten ; Philips Res. Labs., Eindhoven, Netherlands ; L. F. Tiemeijer ; R. van Langevelde ; R. J. Havens
more authors

The thermal noise of short-channel NMOS transistors in a commercially available 0.13-μm CMOS technology is studied. The experimental results are modelled with a non-quasi-static RF model, based on the principle of channel segmentation. The model is capable of predicting both drain and gate current noise accurately, without fitting any parameters to the measured noise data. An essential ingredient of the model is the gate resistance, which is shown to dominate the gate current noise. In the optimised device layouts, this gate resistance is mainly determined by the silicide-to-polysilicon contact resistance.

Published in:

IEE Proceedings - Circuits, Devices and Systems  (Volume:151 ,  Issue: 2 )