Close category search window
 

Study of thermal effects on thin double gate SOI MOSFETs characteristics

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Gharabagi, R. ; Dept. of Electr. Eng., Saint Louis Univ., St. Louis, MO, USA

A quasi two dimensional model is developed for a fully depleted (FD) double gate Silicon on Insulator (SOI) Metal Oxide Semiconductor (MOS) Transistors for the strong inversion regime. Front and back gate effects are accounted for. Small geometry effects such as carrier velocity saturation, mobility degradation, and channel length modulation effects are included. Lattice and carriers are considered to be at thermal equilibrium. The thermal effects are included in carrier mobility, threshold voltage, and intrinsic concentration. IN characteristics in the saturation region include the effects of impact ionization current and parasitic bipolar transistor.

Published in:
Region 5 Conference: Annual Technical and Leadership Workshop, 2004

Date of Conference: 2 April 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.